

Foreword.....	3
Reflections.....	5

Special-Topic Sessions

SE1	Digitally-Enhanced Analog and RF.....	12
SE2	Circuit Design in the Year 2012.....	14

Session 1: Plenary Session

	Session Overview and Abstracts.....	16
1.1	Foundry Future: Challenges in the 21 st Century.....	18
	Awards.....	24
1.2	Analog and Mixed-Signal Innovation: The Process-Circuit-System-Application Interaction.....	26
1.3	Toward a New Nanoelectronic Cosmology.....	33

Session 2: Optical Communications

	Session Overview and Abstracts.....	40
2.1	A Fully Integrated 4×10Gb/s DWDM Optoelectronic Transceiver in a Standard 0.13μm CMOS SOI.....	42
2.2	A 90nm CMOS 16Gb/s Transceiver for Optical Interconnects.....	44
2.3	A 20Gb/s Burst-Mode CDR Using Injection-Locking Technique.....	46
2.4	A 33.6-to-33.8Gb/s Burst-Mode CDR in 90nm CMOS.....	48
2.5	A CMOS Burst-Mode TIA with Step AGC and Selective Internally Created Reset for 1.25Gb/s EPON.....	50
2.6	A 40mW 3.5k 3Gb/s CMOS Differential Transimpedance Amplifier Using Negative-Impedance Compensation.....	52
2.7	A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS.....	54
2.8	A 1.2V 5.2mW 40dB 2.5Gb/s Limiting Amplifier in 0.18μm CMOS Using Negative-Impedance Compensation.....	56
2.9	A Fractional-N PLL for SONET-Quality Clock-Synthesis Applications.....	58

Session 3: TD: Emerging Devices and Circuits

	Session Overview and Abstracts.....	60
3.1	Efficient Power Management Circuit: Thermal Energy Harvesting to Above-IC Microbattery Energy Storage.....	62
3.2	Minimum Energy Tracking Loop with Embedded DC-DC Converter Delivering Voltages down to 250mV in 65nm CMOS.....	64
3.3	LAGS System Using Data/Instruction Grain Power Control.....	66
3.4	Gate Work Function Engineering for Nanotube-Based Circuits.....	68
3.5	Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections.....	70
3.6	An Organic Imager for Flexible Large Area Electronics.....	72
3.7	Passive-Matrix Flexible Electronic Paper Using Quick-Response Liquid Powder Display (QR-LPD) Technology and Custom Driver Circuits.....	74

Session 4: RF Building Blocks

	Session Overview and Abstracts.....	76
4.1	A Digitally Modulated Polar CMOS PA with 20MHz Signal BW.....	78
4.2	A 3W 55% PAE CMOS PA with Closed-Loop 20:1 VSWR Protection.....	80
4.3	Combined Linear and Δ-Modulated Switched-Mode PA Supply Modulator for Polar Transmitters.....	82
4.4	A Blocker Filtering Technique for Wireless Receivers.....	84
4.5	A 0.13μm 1.5V CMOS I/Q Downconverter with Digital Adaptive IIP2 Calibration.....	86
4.6	A Delay-Line-Based GFSK Demodulator for Low-IF Receivers.....	88
4.7	A 4.5GHz LC-VCO with Self-Regulating Technique.....	90
4.8	A 3.2-to-7.3GHz Quadrature Oscillator with Magnetic Tuning.....	92

Session 5: Microprocessors

	Session Overview and Abstracts.....	94
5.1	Design of the POWER6™ Microprocessor.....	96
5.2	An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS.....	98
5.3	A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption.....	100
5.4	An Integrated Quad-Core Opteron™ Processor.....	102
5.5	A 25W SoC with Dual 2GHz Power™ Cores and Integrated Memory and I/O Subsystems.....	104
5.6	Implementation of the 65nm Dual-Core 64b Merom Processor.....	106
5.7	An 8-Core 64-Thread 64b Power-Efficient SPARC SoC.....	108

Session 6: UWB and mm-Wave Communications Systems

	Session Overview and Abstracts.....	110
6.1	A WiMedia-Compliant UWB Transceiver in 65nm CMOS.....	112
6.2	A 0.18μm CMOS Dual-Band UWB Transceiver.....	114
6.3	A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS.....	116

6.4	A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS.....	118
6.5	A 0.65-to-1.4nJ/burst 3-to-10GHz UWB Digital TX in 90nm CMOS for IEEE 802.15.4a.....	120
6.6	A 1.2V 240MHz CMOS Continuous-Time Low-Pass Filter for a UWB Radio Receiver.....	122
6.7	A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13 μ m CMOS Based.....	124
6.8	A Bandpass $\Delta\Sigma$ DDS-Driven 19GHz Frequency Synthesizer for FMCW Automotive RADAR.....	126

Session 7: Display Electronics

	Session Overview and Abstracts.....	128
7.1	An 8b Source Driver for 2.0 inch Full-Color Active-Matrix OLEDs Made with LTPS TFTs.....	130
7.2	A 2.6 inch VGA LCD with an Optical Input Function Using a 1-Transistor Active-Pixel Sensor.....	132
7.3	An Integrated LDI with Readout Function for Touch-Sensor-Embedded Display Panels.....	134
7.4	A Single-Inductor Step-Up DC-DC Switching Converter with Bipolar Outputs for Active-Matrix OLED Mobile Display Panels.....	136
7.5	A 10b Driver IC for a Spatial Optical Modulator for Full HDTV Applications.....	138
7.6	A 16.7M Color VGA Display Driver IC with Partial Graphic RAM and 500Mb/s/ch Serial Interface for Mobile a-Si TFT-LCDs.....	140
7.7	A Column Driver with Low-Power Area-Efficient Push-Pull Buffer Amplifiers for Active-Matrix LCDs.....	142

Discussion Sessions

SE3	Last Mile Access Options: PON/DSL/Cable/Wireless.....	144
E1	Ultimate Limits of Integrated Electronics.....	146
SE4	Automotive Signal Processing Technologies.....	148

Session 8: Biomedical Devices

	Session Overview and Abstracts.....	150
8.1	A 232-Channel Visual Prosthesis ASIC with Production-Compliant Safety and Testability.....	152
8.2	A Fully Integrated Digital Hearing-Aid Chip with Human-Factors Considerations.....	154
8.3	A Non-Coherent PSK Receiver with Interference-Canceling for Transcutaneous Neural Implants.....	156
8.4	An 11k-Electrode 126-Channel High-Density Microelectrode Array to Interact with Electrogenic Cells.....	158
8.5	256-Channel Neural Recording Microsystem with On-Chip 3D Electrodes.....	160
8.6	A 2.2 μ W 94nV/ $\sqrt{\text{Hz}}$ Chopper-Stabilized Instrumentation Amplifier for EEG Detection in Chronic Implants.....	162
8.7	A Current-Sensitive Front-End Amplifier for Nano-Biosensors with a 2MHz BW.....	164
8.8	Miniaturization of Magnetic Resonance Microsystem Components for 3D Cell Imaging.....	166
8.9	A High-Density Magnetoresistive Biosensor Array with Drift-Compensation Mechanism.....	168

Session 9: Clocking

	Session Overview and Abstracts.....	170
9.1	A Wide Power-Supply Range (0.5-to-1.3V) Wide Tuning-Range (500MHz-to-8GHz) All-Static CMOS ADPLL in 65nm SOI.....	172
9.2	A 1-to-2GHz 4-Phase On-Chip Clock Generator with Timing-Margin Test Capability.....	174
9.3	All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs.....	176
9.4	A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology.....	178
9.5	12GHz Low-Area-Overhead Standing-Wave Clock Distribution with Inductively-Loaded and Coupled Technique.....	180
9.6	Adaptive Low-Jitter LC-Based Clock Distribution.....	182
9.7	A 7ps-Jitter 0.053mm ² Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC.....	184

Session 10: mm-Wave Tranceivers and Building Blocks

	Session Overview and Abstracts.....	186
10.1	A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider.....	188
10.2	A Highly-Integrated 60GHz CMOS Front-End Receiver.....	190
10.3	A 60GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications.....	192
10.4	A 23-to-29GHz Differentially Tuned Varactorless VCO in 0.13 μ m CMOS.....	194
10.5	A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS.....	196
10.6	A 90GHz 65nm CMOS Injection-Locked Frequency Divider.....	198
10.7	Low-Power mm-Wave Components up to 104GHz in 90nm CMOS.....	200
10.8	A Bidirectional RF-Combining 60GHz Phased-Array Front-End.....	202

Session 11: TV Tuner / RFID

	Session Overview and Abstracts.....	204
11.1	A 48-to-860MHz CMOS Direct-Conversion TV Tuner.....	206
11.2	A SiP Tuner with Integrated LC Tracking Filter for both Cable and Terrestrial TV Reception.....	208
11.3	A Multi-Standard Analog and Digital TV Tuner for Cable and Terrestrial Applications.....	210
11.4	A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications.....	212
11.5	A 900MHz UHF RFID Reader Transceiver IC.....	214
11.6	A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader.....	216
11.7	An Integrated RFID Reader.....	218

Session 12: Gigabit CDRs and Equalizers

	Session Overview and Abstracts.....	220
12.1	A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO.....	222
12.2	A 40-to-44Gb/s 3 \times Oversampling CMOS CDR/1:16 DEMUX.....	224
12.3	A 72mW 0.03mm ² Inductorless 40Gb/s CDR in 65nm SOI CMOS.....	226
12.4	A 7.5Gb/s 10-Tap DFE Receiver with First-Tap Partial Response, Spectrally Gated Adaptation, and 2 nd -Order Data-Filtered CDR.....	228
12.5	A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver.....	230
12.6	A CMOS 1Gb/s 5-Tap Transversal Equalizer Based on Inductorless 3 rd -Order Delay Cells.....	232
12.7	Cascading Techniques for a High-Speed Memory Interface.....	234

Session 13: $\Delta\Sigma$ ADCs and Converter Techniques

	Session Overview and Abstracts.....	236
13.1	A 56mW CT Quadrature Cascaded $\Delta\Sigma$ Modulator with 77dB DR in a Near Zero-IF 20MHz Band.....	238
13.2	A 0.13 μ m CMOS EDGE/UMTS/WLAN Tri-Mode $\Delta\Sigma$ ADC with -92dB THD.....	240
13.3	A 1.2V 121-Mode CT $\Delta\Sigma$ Modulator for Wireless Receivers in 90nm CMOS.....	242
13.4	A 5 th -Order CT/DT Multi-Mode $\Delta\Sigma$ Modulator.....	244
13.5	A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS.....	246
13.6	A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13 μ m CMOS.....	248
13.7	A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13 μ m CMOS.....	250

Session 14: Baseband Signal Processing

	Session Overview and Abstracts.....	252
14.1	RTL-based Clock Recovery Architecture with All-Digital Duty-Cycle Correction.....	254
14.2	A 1.9Gb/s 358mW 16-to-256 State Reconfigurable Viterbi Accelerator in 90nm CMOS.....	256
14.3	A Telecom Baseband Circuit-Based on an Asynchronous Network-on-Chip.....	258
14.4	A 50mW HSDPA Baseband Receiver ASIC with Multimode Digital Front-End.....	260
14.5	A 65nm C64x+ TM Multi-Core DSP Platform for Communications Infrastructure.....	262
14.6	A GSM Baseband Radio in 0.13 μ m CMOS with Fully Integrated Power-Management.....	264
14.7	An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor.....	266

Session 15: Multimedia and Parallel Signal Processors

	Session Overview and Abstracts.....	268
15.1	XETAL-II: A 107GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis.....	270
15.2	A Programmable 512GOPS Stream Processor for Signal, Image, and Video Processing.....	272
15.3	A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-V _t CMOS.....	274
15.4	A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine.....	276
15.5	A 52.4mW 3D Graphics Processor with 141Mvertices/s Vertex Shader and 3 Power Domains of Dynamic Voltage and Frequency Scaling.....	278
15.6	A 7-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip.....	280
15.7	A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High-Definition Video Applications.....	282

Session 16: Power Distribution and Management

	Session Overview and Abstracts.....	284
16.1	On-Die Supply-Resonance Suppression Using Band-Limited Active Damping.....	286
16.2	Fine-Grained In-Circuit Continuous-Time Probing Technique of Dynamic Supply Variations in SoCs.....	288
16.3	On-Die Supply-Voltage Noise Sensor with Real-Time Sampling Mode for Low-Power Processor Applications.....	290
16.4	Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging.....	292
16.5	A 230-to-500mV 375kHz-to-16MHz 32b RISC Core in 0.18 μ m CMOS.....	294
16.6	Embedded SoC Resource Manager to Control Temperature and Data Bandwidth.....	296
16.7	Comparison of Split- Versus Connected-Core Supplies in the POWER6 TM Microprocessor.....	298

Session 17: Analog Techniques and PLLs

	Session Overview and Abstracts.....	300
17.1	A Wide-Bandwidth 2.4GHz ISM-Band Fractional-N PLL with Adaptive Phase-Noise Cancellation.....	302
17.2	A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS.....	304
17.3	A 40-to-800MHz Locking Multi-Phase DLL.....	306
17.4	A Dual-Supply 0.2-to-4GHz PLL Clock Multiplier in a 65nm Dual-Oxide CMOS Process.....	308
17.5	A 1.2mW 0.02mm ² 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to-Current Converter.....	310
17.6	A 1V 18GHz Clock Generator in a 65nm PD-SOI Technology.....	312
17.7	A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time.....	314
17.8	A 0.12 μ m CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz.....	316
17.9	A 62 μ A Interface ASIC for a Capacitive 3-Axis Micro-Accelerometer.....	318

Session 18: SRAM

	Session Overview and Abstracts.....	320
18.1	Implementation of the CELL Broadband Engine™ in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V.....	322
18.2	A 1.1GHz 12pA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications.....	324
18.3	A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations.....	326
18.4	A 65nm 8T Sub-V _t SRAM Employing Sense-Amplifier Redundancy.....	328
18.5	A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual-Ground Replica Scheme.....	330
18.6	A Sub-200mV 6T SRAM in 0.13μm CMOS.....	332

Session 19: Cellular and Multi-Mode Transceivers

	Session Overview and Abstracts.....	334
19.1	Direct-Conversion WCDMA Transmitter with -163dBc/Hz Noise at 190MHz Offset.....	336
19.2	A Linear Uplink WCDMA Modulator with -156dBc/Hz Downlink SNR.....	338
19.3	A WCDMA Transmitter in 0.13μm CMOS Using Direct-Digital RF Modulator.....	340
19.4	A Single-Chip Dual-Band CDMA2000 Transceiver in 0.13μm CMOS.....	342
19.5	A Dual-Band CMOS Transceiver for 3G TD-SCDMA.....	344
19.6	A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13μm CMOS.....	346
19.7	A Polar Loop Transmitter with Digital Interface including a Loop-Bandwidth Calibration System.....	348
19.8	A Polynomial-Predistortion Transmitter for WCDMA.....	350
19.9	A 14mW Fractional-N PLL Modulator with Enhanced Digital Phase Detector and Frequency-Switching Scheme.....	352

Session 20: TD: Proximity Data and Power Transmission

	Session Overview and Abstracts.....	354
20.1	3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities.....	356
20.2	A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping.....	358
20.3	An Attachable Wireless Chip-Access Interface for Arbitrary Data Rate Using Pulse-Based Inductive-Coupling through LSI Package.....	360
20.4	Design Solutions for a Multi-Object Wireless Power Transmission Sheet Based on Plastic Switches.....	362
20.5	A Sub-mW Multi-Tone CDMA Baseband Transceiver Chipset for Wireless Body Area Network Applications.....	364
20.6	A 0.9V 2.6mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications.....	366
20.7	Circuit Techniques to Enable 430Gb/s/mm ² Proximity Communication.....	368

Discussion Sessions

SE5	Highlights of IEDM 2006.....	370
SE6	Secure Digital Systems.....	372
E2	Digital RF - Fundamentally a New Technology or Just Marketing Hype?.....	374
SE7	Implantable and Prosthetic Devices: Life-Changing Circuits.....	376

Session 21: Sensors and MEMS

	Session Overview and Abstracts.....	378
21.1	A Wireless Strain Sensing Microsystem with External RF Power Source and Two-Channel Data Telemetry Capability.....	380
21.2	A CMOS Single-Chip Electronic Compass with Microcontroller.....	382
21.3	A 100Hz 5nT/√Hz Low-Pass ΔΣ Servo-Controlled Microfluxgate Magnetometer Using Pulsed Excitation.....	384
21.4	A 0.2°/hr Micro-Gyroscope with Automatic CMOS Mode Matching.....	386
21.5	A 92dB-DR 13mW ΔΣ Modulator for Spaceborn Fluxgate Sensors.....	388
21.6	A CMOS 2D Microfluxgate Earth Magnetic Field Sensor with Digital Output.....	390
21.7	An Integrated Gravimetric FBAR Circuit for Operation in Liquids Using a Flip-Chip Extended 0.13μm CMOS.....	392
21.8	A 128x2 CMOS Single-Photon Streak Camera with Timing-Preserving Latchless Pipeline Readout.....	394

Session 22: Digital Circuit Innovations

	Session Overview and Abstracts.....	396
22.1	A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor.....	398
22.2	Statistical Characterization and On-Chip Measurement Methods for Local Random Variability Using Sense-Amplifier-Based Test Structure.....	400
22.3	Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops.....	402
22.4	True Random Number Generator with Metastability-Based Quality Control.....	404
22.5	A 6.3pJ/b 96%-Stable Chip-ID Generating Circuit Using Process Variations.....	406
22.6	A One-Cycle Lock Time Slew-Rate-Controlled Output Driver.....	408
22.7	A Single-Cycle-Access 128-Entry Fully-Associative TLB for Multi-Core Multi-Threaded Server-on-a-Chip.....	410
22.8	High-Speed and Low-Energy Capacitively-Driven On-Chip Wires.....	412
22.9	A 0.28pJ/b 2Gb/s/ch Transceiver in 90nm CMOS for 10mm On-Chip Interconnects.....	414

Session 23: Broadband RF and Radar

	Session Overview and Abstracts.....	416
23.1	A Broadband Receive Chain in 65nm CMOS.....	418
23.2	A 0.13 μ m CMOS LNA with Integrated Balun and Notch Filter for 3-to-5GHz UWB Receivers.....	420
23.3	An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS.....	422
23.4	A 1.4V 25mW Inductorless Wideband LNA in 0.13 μ m CMOS.....	424
23.5	A Monolithic 4-Channel UWB Beam-Former in 0.13 μ m CMOS Using a Path-Sharing True-Time-Delay Architecture.....	426
23.6	Heterodyne Phase Locking: A Technique for High-Frequency Division.....	428
23.7	A 79GHz SiGe-Bipolar Spread-Spectrum TX for Automotive Radar.....	430
23.8	A 75GHz PLL in 90nm CMOS.....	432

Session 24: Multi-GB/s Transceivers

	Session Overview and Abstracts.....	434
24.1	A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital RX Equalization and Clock Recovery.....	436
24.2	A 250mW Full-Rate 10Gb/s Transceiver Core in 90nm CMOS using a Tri-State Binary PD with 100ps Gated Digital Output.....	438
24.3	A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communication.....	440
24.4	A 4-Channel 3.1/10.3Gb/s Transceiver Macro with a Pattern-Tolerant Adaptive Equalizer.....	442
24.5	A 20Gb/s Broadband Transmitter with Auto-Configuration Technique.....	444
24.6	A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI.....	446
24.7	Two 10Gb/s/pin Low-Power Interconnect Methods for 3D ICs.....	448

Session 25: Nyquist ADC Techniques

	Session Overview and Abstracts.....	450
25.1	A 0.8V 10b 80MS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing.....	452
25.2	A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS.....	454
25.3	A 4.7mW 0.32mm ² 10b 30MS/s Pipelined ADC without a Front-End S/H in 90nm CMOS.....	456
25.4	A 10b 205MS/s 1mm ² 90nm CMOS Pipeline ADC for Flat-Panel Display Applications.....	458
25.5	A Zero-Crossing-Based 8b 200MS/s Pipelined ADC.....	460
25.6	A 92.5mW 205MS/s 10b Pipelined IF ADC Implemented in 1.2V/3.3V 0.13 μ m CMOS.....	462
25.7	An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration.....	464
25.8	A 50GS/s Distributed T/H Amplifier in 0.18 μ m SiGe BiCMOS.....	466
25.9	A Cryogenic ADC Operating Down to 4.2K.....	468

Session 26: Non-Volatile Memories

	Session Overview and Abstracts.....	470
26.1	A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput.....	472
26.2	A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100 μ A Cell Write Current.....	474
26.3	A 65nm 1Gb 2b/Cell NOR Flash with 2.25MB/s Program Throughput and 400MB/s DDR Interface.....	476
26.4	A 0.13 μ m 2.125MB 23.5ns Embedded Flash with 2GB/s Read Throughput for Automotive Microcontrollers.....	478
26.5	2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read.....	480
26.6	A 0.05 \times 0.05mm ² RFID Chip with Easily Scaled-Down ID-Memory.....	482

Session 27: DRAM and eRAM

	Session Overview and Abstracts.....	484
27.1	A 500MHz Random Cycle 1.5ns-Latency SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier.....	486
27.2	A 65nm Embedded SRAM with Wafer-Level Burn-In Mode, Leak-Bit Redundancy and E-Trim Fuse for Known Good Die.....	488
27.3	A Continuous-Adaptive DDR2 Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test.....	490
27.4	An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics DRAM with Low-Power and Low-Noise Data-Bus Inversion.....	492
27.5	Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM.....	494
27.6	A DLL with Jitter-Reduction Techniques for DRAM Interfaces.....	496

Session 28: Image Sensors

	Session Overview and Abstracts.....	498
28.1	A Dual-Line Optical-Transient Sensor with On-Chip Precision Time-Stamp Generation.....	500
28.2	A Spatial-Temporal Multi-Resolution CMOS Image Sensor with Adaptive Frame Rates for Moving Objects in the Region-of-Interest.....	502
28.3	A Per-Pixel Pulse-FM Background Subtraction Circuit with 175ppm Accuracy for Imaging Applications.....	504
28.4	A CMOS Image Sensor with a Column-Level Multiple-Ramp Single-Slope ADC.....	506
28.5	A 1/2.5 inch 8.1Mpixel CMOS Image Sensor for Digital Cameras.....	508
28.6	A 1/2.7 inch Low-Noise CMOS Image Sensor for Full HD Camcorders.....	510
28.7	A 2/3 inch CMOS Image Sensor for HDTV Applications with Multiple High-DR Modes and Flexible Scanning.....	512
28.8	A MOS Image Sensor with Microlenses Built by Sub-Wavelength Patterning.....	514

Session 29: Analog and Power Management Techniques

	Session Overview and Abstracts.....	516
29.1	A 2W CMOS Hybrid Switching Amplitude Modulator for EDGE Polar Transmitters.....	518
29.2	A 5mA 0.6 μ m CMOS Miller-Compensated LDO Regulator with -27dB Worst-Case Power-Supply Rejection Using 60pF of On-Chip Capacitance.....	520
29.3	A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatile Memories.....	522
29.4	A 237mW ADSL2+ CO Line Driver in a Standard 1.2V 0.13 μ m CMOS.....	524
29.5	A 200mA 93% Peak Efficiency Single-Inductor Dual-Output DC-DC Buck Converter.....	526
29.6	A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency.....	528
29.7	A Voltage Regulator for Subthreshold Logic with Low Sensitivity to Temperature and Process Variations.....	530
29.8	A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter	532
29.9	A Single-Inductor Switching DC-DC Converter with 5 Outputs and Ordered Power-Distributive Control	534

Session 30: Building Blocks for High-Speed Transceivers

	Session Overview and Abstracts.....	536
30.1	40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18 μ m CMOS	538
30.2	A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS.....	540
30.3	Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS.....	542
30.4	40GHz Wide-Locking-Range Regenerative Frequency Divider and Low-Phase-Noise Balanced VCO in 0.18 μ m CMOS.....	544
30.5	A Self-Calibrated On-Chip Phase-Noise-Measurement Circuit with -75dBc Single-Tone Sensitivity at 100kHz Offset.....	546
30.6	A 10dB 44GHz Loss-Compensated Distributed Amplifier.....	548
30.7	A 10GHz Broadband Amplifier with Bootstrapped 2kV ESD Protection.....	550
30.8	45% Power Saving in a 0.25 μ m BiCMOS 10Gb/s 50 Ω -Terminated Packaged Active-Load Laser Driver.....	552
30.9	A 240MHz-BW 112dB-DR TIA.....	554

Session 31: WLAN / Bluetooth

	Session Overview and Abstracts.....	556
31.1	A Single-Chip Bluetooth EDR Device in 0.13 μ m CMOS.....	558
31.2	A Fully Integrated MIMO Multi-Band Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n).....	560
31.3	An 802.11a/b/g RF Transceiver in an SoC.....	562
31.4	A Fully Integrated RF Front-End with Independent RX/TX Matching and +20dBm Output Power for WLAN Applications.....	564

Session 32: TD: Trends in Wireless Systems

	Session Overview and Abstracts.....	566
32.1	Architectures and Circuits for Software-Defined Radios: Scaling and Scalability for Low Cost and Low Energy.....	568
32.2	A Low-Phase-Noise 10GHz Optoelectronic RF Oscillator Implemented Using CMOS Photonics.....	570
32.3	Advanced MMIC for Passive Millimeter and Submillimeter Wave Imaging.....	572
32.4	UHF RFCPU's on Flexible and Glass Substrates for Secure RFID Systems.....	574
32.5	A 1V 600 μ W 2.1GHz Quadrature VCO Using BAW Resonators.....	576
32.6	A 1.8V 165mW Discrete Wavelet Multi-Tone Baseband Receiver for Cognitive Radio Applications.....	578
32.7	A 2GHz 0.25 μ m SiGe BiCMOS Oscillator with Flip-Chip Mounted BAW Resonator.....	580
32.8	A Passive UHF RFID Transponder for EPC Gen 2 with -14dBm Sensitivity in 0.13 μ m CMOS.....	582
	Continuations of Papers.....	584
	Glossary.....	626
	Tutorials.....	632
	Short Course.....	635
	Forums.....	637
	Index of Authors.....	644
	Executive Committee.....	650
	Program Committee.....	651
	Marriott Hotel Maps.....	654
	2008 Call for Papers.....	655
	Timetable.....	656